APTM Yield Defect Metrology Engineer
Intel
About this role
The Inline Defect Metrology Engineer at Intel contributes to process development and yield improvement in semiconductor manufacturing by analyzing large datasets, developing tools, and collaborating across teams to resolve yield issues. The role focuses on advancing technology nodes through data analysis, fault isolation, and process optimization.
Skills
About Intel
intel.comIntel Corporation is a global technology company that designs and manufactures advanced integrated digital technology products, including microprocessors, chipsets, and software solutions. With a focus on delivering Artificial Intelligence (AI) at scale, Intel provides comprehensive hardware and software solutions for cloud, data center, edge computing, and client devices. The company is known for its innovation in technologies that power a variety of computing platforms, from personal computers to enterprise solutions, enabling businesses and individuals to realize their full potential.
Recent company news
The New York TimesLawmakers Question Intel’s Use of Tools From Blacklisted Chinese Firm
3 hours ago
Bloomberg.comUS Senators Press Intel Over Ties to Firm With Sanctioned Units
1 hour ago
The Columbus DispatchWhat is Intel's New Albany timeline? Company offers update in state report
2 days ago
TipRanksSenators question Intel use of tools from blacklisted Chinese company, NYT says
3 hours ago
ReutersIntel CEO says company will make GPUs, popularized by Nvidia
1 month ago
About Intel
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Leadership Team
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
Unlock Company Insights
View leadership team, funding history,
and employee contacts for Intel.
Salary
$115k – $220k
per year
More jobs at Intel
Similar Jobs
Process Engineer - Defect Engineering (Silicon Photonics)
GlobalFoundries
Manager, Defect Reduction and Yield Enhancement
Analog Devices
Engineer, Yield Enhancement
Eightfold
Experienced Process Engineer - Defect Engineering (Silicon Photonics)
GlobalFoundries
Engineer, Yield Enhancement PDE (Package Development Engineering)
Eightfold
Assoc Eng/Snr Assoc Eng Integration & Yield
GlobalFoundries