ASIC Design Engineer

Epia Neuro is seeking an ASIC Design Engineer to participate in all phases of the ASIC design cycle, including documentation, design, pre‑silicon verification, and post‑silicon validation. The role is hands‑on in a small startup environment, collaborating with senior engineers and taking ownership of projects from day one. The position is on‑site at the Alameda headquarters, working five days a week.