NVIDIA
This role focuses on developing the next generation Power Management Unit (PMU) for NVIDIA's diverse product lines, including datacenter, GeForce, automotive, and PC chips. The position involves optimizing chip performance and power efficiency through advanced RTL design and micro-architecture implementation. The successful candidate will collaborate with architecture and software teams to determine efficient operating points for various workloads.
Headquarters
Santa Clara, California, United States
Company Size
10001+ employees
Founded
1993
NVIDIA invents the GPU and drives advances in AI, HPC, gaming, creative design, autonomous vehicles, and robotics.
NVIDIA Ignites the Next Industrial Revolution in Knowledge Work With Open Agent Development Platform
2 days ago
Nvidia CEO Says Company Is Firing Up H200 Production for China
1 day ago
Nvidia CEO Huang says company sees more than $1 trillion in sales through 2027
1 day ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for NVIDIA.
NVIDIA didn’t post a salary, so this is our estimate from similar listings.
Nvidia's one of the fastest growing companies with one of the lowest valuations, says Jim Cramer
14 hours ago
Senior ASIC Engineer
Coherent
Senior ASIC Engineer
Coherent
CPU Micro-architecture and RTL Design Engineer
Qualcomm Incorporated
ASIC Design Engineer
Marvell Technology
Principal/Senior Staff/Staff ASIC Design Engineer (RISC-V)
Humbians
Staff Cpu Npu Architecture Rtl Design Engineer Markham Ontario Canada
Qualcomm Incorporated