ASIC Physical Design Engineer

The Physical Design Engineer at Cisco Silicon One contributes to backend implementation work across key stages of chip design, helping move complex designs from RTL toward GDS. The role involves physical synthesis, place and route, optimization, timing closure, and floor planning activities. Success in this role means delivering high-quality implementation results, learning quickly from senior engineers, and helping improve the flow and methodology used by the team.