Central Engineering Test Chip Development Intern

This role involves designing and verifying test chip experiments using Verilog simulation and developing hardware validation patterns for custom circuits. The intern will establish laboratory infrastructures for silicon characterization and create automation scripts to support design and measurement data collection. The position requires collaboration with cross-functional teams to analyze results and present findings to engineering stakeholders.