MatX
This role focuses on the verification of MatX's compute subsystem, which implements core numerics and control paths for hardware acceleration of ML workloads. The engineer will develop scalable verification methodologies, create testbenches, and drive coverage closure across blocks and subsystems. The position also involves qualifying software stacks and leading verification reviews toward silicon milestones like design freeze and tapeout.
MatX designs high-throughput chips and systems purpose-built for large transformer AI models, with their MatX One chip delivering leading FLOPS/mm2, low-latency decode, and the most scale-up interconnect of any announced product. Supporting clusters of hundreds of thousands of chips, MatX targets training, RL, and inference workloads for large dense and MoE models with no upper limit on model size, serving the large model needs of frontier labs. MatX provides a programming model that gives users direct hardware control, with weights typically in SRAM for low latency and KVs in HBM for long-context support.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for MatX.
178% above the average for this role
AI Chip Startup MatX Raises $500 Million to Compete With Nvidia
2 weeks ago
Principal ASIC Verification Engineer
Hewlett Packard Enterprise
Verification Engineer, Compute Team
Waymo
Design Verification Engineer
Efficient
ASIC Verification Engineer
Qualcomm Incorporated
Digital Design Staff Verification Engineer
Analog Devices Inc.
Design Verification Senior Staff Engineer
marvellsemiconductor.com