STMicroelectronics
The Defectivity Line Control Engineer is responsible for controlling defectivity in semiconductor wafer fabrication through daily line monitoring, OOC management, and cross-functional problem solving. The role supports routine operations and improvement activities to ensure stable process performance, product quality, and effective industrialization. This position involves analyzing defect data, driving tool OOC reduction, and supporting technology transfer activities.
Headquarters
Plan-Les-Ouates, Geneva, Switzerland
Company Size
10001+ employees
Founded
1987
ST is a global high-tech company creating semiconductor technologies for a smarter, greener, and more sustainable future
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for STMicroelectronics.
STMicroelectronics didn’t post a salary, so this is our estimate from similar listings.
20% above the average for this role
Senior Process Engineer, Defectivity
ASM
Process Engineer Defectivity
NXP Semiconductors
Staff Equipment Development Engineer, Advanced Packaging
Micron Technology
ID1 High Volume Manufacturing Shift Process Engineer
Micron Technology
Supplier Quality Engineer
Aptiv
Staff Senior Engineer Oct Mte Cc Taichung City Taichung City Taiwan
Micron Technology