Silicon Labs
The Digital Design Engineer II role at Silicon Labs involves developing highly integrated, low-power System on a Chip devices for the IoT wireless market. The position requires expertise in complex SoC architecture, RTL design, and verification to optimize designs for power, performance, and area. This role supports cross-functional teams through the entire silicon development lifecycle, from pre-silicon verification to validation and bring-up.
Headquarters
Austin, Texas, United States
Company Size
1001-5000 employees
Founded
1996
Silicon Labs makes silicon, software and solutions for a more connected world.
Silicon Labs' 2025 Annual Report to Shareholders and 2026 Proxy Statement Available Online
1 day ago
Battery-free tire sensor streams 4,000 data points a second from inside wheels
2 days ago
Texas Instruments: Capital Allocation Thoughts And A Look At The Silicon Labs Deal
2 days ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Silicon Labs.
BANF and Silicon Labs Digitize the "Last Analog Domain" with Intelligent Tire Monitoring Solution
3 days ago
FPGA/RTL Design Engineer – III (W2 Only)
Collabera
Design Engineer – AI SoC Development
Intel
HBM SoC RTL Design Engineer
Micron Technology
SoC Design Engineer
Micron Technology
Low Power Design Methodology Engineer San Diego California United States Of America
Qualcomm Incorporated
IC Design Engineer
Broadcom