Design Engineering Manager – Power Management

This role serves as a Lead IC Design Engineer and technical authority for developing high-performance Power Management ICs, including Gate Drivers, IPMs, and Silicon Capacitors. The position involves defining block-level architectures, performing transistor-level design and simulation, and providing technical mentorship to junior engineering staff. Candidates will drive the IC development lifecycle from schematic capture through tape-out and partner with test engineering for silicon validation.