Design Verification Engineer IV

As a Design Verification Engineer IV, you will architect verification environments for ASIC SoCs and support the process from verification planning through tapeout. Responsibilities include developing complex test benches with constraint random stimulus generation, creating SoC test firmware, and implementing formal verification flows. You will lead project teams, mentor junior staff, and solve complex technical problems while working independently.