Design Verification Engineer, Memory Controller

A Design Verification Engineer at Samsung contributes to the verification of memory controller IPs, focusing on functional correctness, performance verification, and latency testing for high-performance, low-latency solutions. The role involves developing verification environments, collaborating with cross-functional teams, and supporting the design of advanced semiconductor technologies.