ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
PALO IT
As a Design Verification Engineer on the ASIC team, you will ensure that the ASICs in next-generation firewall products meet industry-leading requirements for features, performance, and reliability. You will define verification methodologies, architect test benches, write test plans, and debug across simulation, emulation, formal verification, and silicon validation. The role involves collaborating with cross-functional teams to create comprehensive pre-silicon verification plans and developing automation programs to improve quality and velocity.
Headquarters
Santa Clara, California, United States
Company Size
10001+ employees
Founded
2005
Palo Alto Networks is a global cybersecurity leader that delivers integrated security platforms to prevent cyberattacks across networks, cloud environments, and endpoints. Its portfolio includes next‑generation firewalls, cloud‑native security (Prisma Cloud), AI‑driven detection and response (Cortex), and Zero Trust networking and secure access solutions for hybrid workforces. The company combines hardware and software with threat intelligence, consulting, managed services, and training to help CISOs, SOCs, cloud architects and network teams automate and scale security operations.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for PALO IT.
Senior Formal Verification Engineer
Coherent
ASIC Verification Engineer
Hewlett Packard Enterprise
Senior Principal Engineer, Design Verification
marvellsemiconductor.com
Design Verification Engineer
Cirrus Logic
Principal ASIC Verification Engineer
Hewlett Packard Enterprise
Senior Emulation / Pre-Silicon Validation Engineer (Cadence Palladium)
weekday.ai