Design Verification Intern

This internship offers hands-on experience in developing next-generation network switches, focusing on switch architecture, design, and verification methodologies. The role involves implementing new features, creating verification environments using System Verilog and UVM, and utilizing AI tools to achieve tapeout quality. It provides an opportunity to learn complex problem-solving and collaborate within a skilled engineering team.