Design Verification Lead

This role involves leading verification efforts for PCIe IPs and SoC products within a semiconductor company. The position requires architecting and building UVM verification environments while collaborating with architects to define verification strategies. The role focuses on driving quality improvement initiatives and conducting design verification sign-off from start to finish.