ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
marvellsemiconductor.com
The Design Verification Senior Principal Engineer at Marvell will lead end‑to‑end subsystem DV execution and sign‑off for ultra‑dense SRAM memory compilers, collaborating with IP, subsystem, and SoC teams to develop test plans, architectures, and debug simulations. The role involves driving improvements in verification processes, implementing UVM and C testbenches, and supporting post‑silicon validation activities.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
marvellsemiconductor.com didn’t post a salary, so this is our estimate from similar listings.
34% above the average for this role
Design Verification Senior Staff Engineer
Marvell Technology
DE05T5 - Design Verification Principal Engineer
Marvell Technology
SoC Design Verification Engineer
Intel
Senior Staff ASIC Digital Engineer (SOC Verification Lead, PCIe Experience) with 13 to 19 years of experience
Sandisk
SoC/MCU Verification Engineer
Renesas 瑞萨电子
SoC/MCU Verification Engineer
Renesas 瑞萨电子