STMicroelectronics
This role focuses on monitoring and improving Electrical Wafer Sort test yield loss while analyzing and reducing parametric testing scrap through root cause identification. The position involves managing on-hold lots, supporting MRB activities, and collaborating with cross-functional teams to optimize test programs and improve process robustness. Key responsibilities include leading ad hoc improvement projects for yield enhancement and defectivity reduction while applying failure analysis knowledge to support root cause investigations.
Headquarters
Plan-Les-Ouates, Geneva, Switzerland
Company Size
10001+ employees
Founded
1987
ST is a global high-tech company creating semiconductor technologies for a smarter, greener, and more sustainable future
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for STMicroelectronics.
STMicroelectronics didn’t post a salary, so this is our estimate from similar listings.
10% above the average for this role
Senior Yield & Integration Engineer
Teledyne LeCroy
Principal Engineer Integration Engineering (semiconductor device physics, characterization, wafer fabrication, transistor)
GlobalFoundries
Yield / Integration Engineering (semiconductor device physics, characterization, wafer fabrication, transistor)
GlobalFoundries
Yield Enhancement Electrical Failure Analysis Engineer
Micron Technology
Yield and Process Control and Investigation (PCI) Engineer
Samsung US
Yield Enhancement Electrical Failure Analysis Engineer Boise Idaho United States Of America
Micron Technology