NVIDIA
A Design-for-Test Engineer at NVIDIA develops creative solutions for DFT architecture, verification, and post-silicon validation on complex semiconductor chips. The role involves working on memory BIST logic, JTAG, and ATPG circuits while utilizing industry-standard tools like UVM, SV, Perl, and Python. Responsibilities include creating scalable test plans, simulating pre-silicon functionality, automating flows, and collaborating with design and QA teams to ensure robust product coverage.
Headquarters
Santa Clara, California, United States
Company Size
10001+ employees
Founded
1993
NVIDIA invents the GPU and drives advances in AI, HPC, gaming, creative design, autonomous vehicles, and robotics.
NVIDIA Ignites the Next Industrial Revolution in Knowledge Work With Open Agent Development Platform
2 days ago
Nvidia CEO Says Company Is Firing Up H200 Production for China
1 day ago
Nvidia CEO Huang says company sees more than $1 trillion in sales through 2027
1 day ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for NVIDIA.
NVIDIA didn’t post a salary, so this is our estimate from similar listings.
9% above the average for this role
Nvidia's one of the fastest growing companies with one of the lowest valuations, says Jim Cramer
14 hours ago
DFT Engineer ( Testchip Architecture/ RTL DFT)
GlobalFoundries
DFT Staff Engineer ( Testchip Architecture)
GlobalFoundries
Dft Engineer Chennai Tamil Nadu India
Qualcomm Incorporated
Principal DFT Engineer
oraclecloudinfrastructure
Principal DFT Engineer
oraclecloudinfrastructure
Principal DFT Engineer
oraclecloudinfrastructure