Digital IC Design Senior Staff Engineer

The Digital IC Design Senior Staff Engineer at Marvell will lead micro‑architecture and RTL development for ultra‑dense, high‑performance SRAM memory compilers, collaborating with architects and verification engineers across the SoC front‑end design flow. The role involves delivering complex, timing‑critical IP such as memory controllers and PCIe/CXL interfaces while ensuring timing closure and power optimization.