Kandou
Kandou is seeking an experienced Digital Verification Engineer to develop verification methodologies, collaborate with circuit designers, and ensure the quality and correctness of complex digital designs used in AI hardware platforms. The role involves working with advanced simulation tools, verification environments, and adhering to modern verification methodologies.
Kandou AI develops revolutionary Copper MIMO (Chord Signaling) interconnect technology that unlocks the full potential of copper links for AI infrastructure. Their technology reimagines how memory, compute, and rack-scale connectivity work together, delivering over 10X lower cost, 3X lower power, and 8X more scale compared to traditional approaches. Kandou's products span PCIe retimers, USB4 retimers, PCIe switches, and chiplet interconnect IP targeting AI inference, CXL memory platforms, and high-speed networking applications.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Kandou.
Kandou didn’t post a salary, so this is our estimate from similar listings.
72% above the average for this role
Design Verification Engineer
Altera
Senior Hardware Verification Engineer
NXP Semiconductors
Digital Verification Engineer
Mindlance
Senior Digital Design Verification Engineer - Hardware
NVIDIA
ASIC Verification Engineer
Hewlett Packard Enterprise
Principal ASIC Verification Engineer
Hewlett Packard Enterprise