DRAM Memory Design Engineer

This role focuses on the design, layout, and optimization of DRAM memory arrays, peripheral logic, and analog circuits to develop new product opportunities. The position involves leveraging AI-based tools and automation frameworks to accelerate design-space exploration, parasitic analysis, and debug efficiency. The engineer will oversee layout processes, perform circuit-level verification, and collaborate with cross-functional teams to integrate AI-driven flows into design environments.