River AI
River AI is seeking an Emulation-Focused Design Verification Engineer to drive IP and SoC verification on emulation platforms. The role involves translating architectural definitions into emulation workloads, developing models and infrastructure, and providing emulation signoff as part of the overall verification process. This position requires collaboration with DV block owners and the application of agentic AI workflows to improve engineering throughput.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for River AI.
Emulation Engineer
Qualcomm Incorporated
Lead Emulation Engineer
Astera Labs
Staff Engineer, ASIC Development Engineering (Emulation, FPGA, Verification) with 8-12 years of experience
Sandisk
Technologist , ASIC Development Engineering (Emulation Engineer,DFT ,UPF, Zebu or Palladium, Methodology)
Sandisk
Emulation Engineer (ZeBu Modelling)
HCL Group
Design Verification Engineer - ASIC IP
Ericsson