Engineer / Staff / Sr. Staff Engineer - CPU Verification (RAS)

SiFive seeks talented verification engineers to develop and maintain testbenches for CPU IP using System Verilog and UVM within the ASIC design cycle. Responsibilities include creating directed and constrained-random tests, achieving high code coverage, and debugging simulation failures in collaboration with RTL designers. The role supports high-performance chip designs across markets like AI, automotive, and data centers.