Renesas 瑞萨电子
This role involves extracting S-parameters and RLC ladder models from design data using electromagnetic analysis tools like Ansys HFSS and SIwave. The position requires performing simulations with Synopsys HSPICE and designing board and package data using Cadence Allegro to ensure signal and power integrity. Candidates must have the ability to interpret design data into meaningful electrical models and experience with high-speed interconnect modeling.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
17% below the average for this role
Senior RF Test & PCB Design Engineer
Saige Partners
Signal Integrity Analysis SI – Serial Links and DDR5; Signal Quality, Losses & Crosstalk; HFSS & HSPICE Tools; Both PKG & PCB Experience
HCL Group
Senior Signal Integrity Engineer – LPU Packaging
NVIDIA
Senior Signal Integrity Engineer %E2%80%93 Lpu Packaging Us Ca Santa Clara
NVIDIA
Signal Integrity Engineer
Sarasota County Government
Signal & Power Integrity Engineer
HCL Group