FEC/DSP Architecture Engineer
Marvell Technology
About this role
At Marvell, candidates will join a team that designs forward error correction (FEC) and digital signal processing (DSP) schemes for optical coherent transceivers, which are integral for error-free communications. This role involves implementing critical components in hardware using a Hardware Description Language (HDL) and working on advanced FEC/DSP schemes while solving complex optimization problems.
Skills
Qualifications
About Marvell Technology
marvell.comDesigned for your current needs and future ambitions, Marvell delivers the data infrastructure technology transforming tomorrow’s enterprise, cloud, automotive, and carrier architectures for the better.
Recent company news
MarketBeatWilmington Savings Fund Society FSB Lowers Stake in Marvell Technology, Inc. $MRVL
2 hours ago
The Motley FoolMarvell Technology vs. Broadcom: Which Custom AI Chip Stock Has More Upside?
19 hours ago
Simply Wall StreetMarvell’s 260 Lane Switches Highlight Growing AI Data Center Opportunity
20 hours ago
National TodayCIBC Private Wealth Group LLC Trims Marvell Technology Holdings
5 hours ago
Marvell TechnologyMarvell Technology, Inc. Reports Fourth Quarter and Fiscal Year 2026 Financial Results
2 weeks ago
About Marvell Technology
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Leadership Team
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
Unlock Company Insights
View leadership team, funding history,
and employee contacts for Marvell Technology.
Salary
$74k – $99k
per year
More jobs at Marvell Technology
Similar Jobs
Principal System/DSP designer
GlobalFoundries
Quantum Error Correction Theorist
Ashby
Sr. Principal DSP Architect (Optical Transceivers & PAM4)
Astera Labs
DSP senior developer specialist
Bosch Group
Principal SerDes System/DSP Design Engineer
Ciena
Head of Quantum Error Correction Architecture
QuEra Computing, Inc.