Formal Verification Engineer

This role involves developing and implementing formal verification plans for complex digital designs, primarily targeting RISC-V processors and IP blocks. The engineer will write and debug formal properties in Chisel/Scala, utilize verification tools to prove design correctness, and collaborate with design teams to resolve issues. The position requires a strong background in formal verification methodologies and proficiency in Scala and Chisel.