FPGA RTL Design Engineer / Senior Engineer

The role involves developing micro-architecture and RTL code for IP/sub-system level designs, preparing timing constraints, integrating IPs, and performing basic verification on FPGA platforms. The engineer will work with Verilog, AMBA protocols, and Xilinx synthesis tools, and may contribute to complex protocol designs such as DDR, USB, or PCIe.