Full Chip Timing Modeling and Integration Engineer
Altera
About this role
Altera is looking for a Full Chip Engineer to develop and execute full-chip timing methodologies for next-generation FPGA products in a fast-paced, high-performance environment. The role involves cross-functional collaboration, troubleshooting, and ensuring timing analysis quality for advanced process technologies.
Skills
About Altera
altera.comAltera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Salary
$170k – $229k
per year
More jobs at Altera
Similar Jobs
CPU Core Timing and Automation Engineer
Intel
Physical Design Timing Engineer
Intel
SoC Timing Design Engineer/Leader
Renesas Electronics
Principal E2e Timing Construction Signoff Engineer India Karnataka Bangalore
Microsoft
Senior Formal Verification Engineer
NVIDIA
Principal IC Static Timing Analysis AE
Cadence Solutions