Sedohr
This role involves developing and verifying models for ASIC RTL implementations using MATLAB/Simulink, alongside FPGA design and testing to prototype solutions for industrial and automotive sectors. The successful candidate will create cutting-edge technology solutions, own intellectual property, and lead small groups within a supportive hybrid work environment. The position requires expertise in mathematical modeling, digital signal processing, and hands-on experience with RTL design and EDA tools.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Sedohr.
20% below the average for this role
Senior Electrical Engineer – DSP ASIC/FPGA (Onsite)
RTX
ASIC & FPGA Design Engineer
Lockheed Martin
Principal DSP FPGA/ASIC Engineer
RTX
Senior FPGA Engineer, Mesh & Opportunistic Networking
Axon
Senior FPGA Engineer, Mesh & Opportunistic Networking
Axon
Principal Electrical Engineer – DSP ASIC/FPGA (Onsite)
RTX