RinaspaP2
RINA is seeking a Junior Hardware Designer/FPGA Engineer to join its Rome-based team, contributing to the design, development, integration, and testing of electronic and FPGA-based systems for the Space and Defence sectors. The role involves supporting hardware development activities across project phases, from requirements analysis to verification and validation, within a multidisciplinary technical environment. This position is ideal for recent graduates or junior professionals looking to develop expertise in digital electronics, FPGA technologies, and hardware design.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for RinaspaP2.