marvellsemiconductor.com
The Hardware Validation Architect at Marvell defines and executes end-to-end validation strategies for complex data center ASICs and SoCs, focusing on high-performance networking and compute platforms. The role involves leading post-silicon bring-up, system integration, and root cause analysis while acting as a technical point of contact for key enterprise customers.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
38% above the average for this role
Hardware & Silicon Validation Principal Engineer
Marvell Technology
Post‑Silicon Validation Engineer
NVIDIA
Director Silicon Validation & Application Engineering
Marvell Technology
Silicon Validation Board Design Engineer
HCL Group
Senior Staff Silicon Validation Engineer
Marvell Technology
Silicon Validation Engineer
Coherent