marvellsemiconductor.com
A Senior Hardware Validation Engineer at Marvell leads electrical characterization and debug for high-speed SerDes interfaces targeted at Ethernet and PCIe standards up to 224Gbps. The role involves developing automated validation methodologies, driving signal integrity optimization, and providing technical leadership to product teams and strategic customers across the data center and AI accelerator portfolios.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
18% above the average for this role
Signal Integrity Engineer
Intel
Hardware & Silicon Validation Senior Staff Engineer
Marvell Technology
Senior Principal SERDES Engineer - Signal Integrity
Marvell Technology
Silicon Validation Engineer
Coherent
Senior Staff Post-Silicon Validation Engineer
Marvell Technology
Silicon Validation Manager
Marvell Technology