NVIDIA
NVIDIA is seeking a versatile engineer to join the Silicon Co-Design Group's High Speed SERDES IO electrical validation team. The role focuses on characterizing and debugging high-speed interconnects like PCIe, USB3, Ethernet, and UFS across silicon, board, firmware, and driver levels. You will drive validation quality and efficiency using AI-assisted workflows, automation, and advanced analytics to ensure product stability before deployment.
Headquarters
Santa Clara, California, United States
Company Size
10001+ employees
Founded
1993
NVIDIA invents the GPU and drives advances in AI, HPC, gaming, creative design, autonomous vehicles, and robotics.
NVIDIA Ignites the Next Industrial Revolution in Knowledge Work With Open Agent Development Platform
2 days ago
Nvidia CEO Says Company Is Firing Up H200 Production for China
1 day ago
Nvidia CEO Huang says company sees more than $1 trillion in sales through 2027
1 day ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for NVIDIA.
NVIDIA didn’t post a salary, so this is our estimate from similar listings.
6% below the average for this role
Nvidia's one of the fastest growing companies with one of the lowest valuations, says Jim Cramer
14 hours ago
Test Engineer %E2%80%93 Serdes High Speed Ip Ate Test Development Characterization Singapore Central Singapore Singapore
Qualcomm Incorporated
Validation and Debug Engineer
Graphcore
System Validation Engineer
Graphcore
Senior High-Speed IO (HSIO) Validation Engineer
Coherent
High Speed SerDes Validation Engineer
skhynixamerica.com
Hardware & Silicon Validation Senior Staff Engineer
Marvell Technology