Renesas 瑞萨电子
A Timing Design Engineer or Leader at Renesas develops high-performance System-on-Chip (SoC) solutions for the automotive industry using advanced 3nm process nodes. The role involves leading static timing analysis, timing constraint design, and logic synthesis tasks while collaborating with global design centers in Vietnam and India. Candidates must possess over eight years of experience and strong leadership capabilities to drive product development in this complex technical environment.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
SoC Timing Design Engineer/Leader
Renesas Electronics
HPC SoC Timing Design Engineer/Leader
HopHR
SoC Timing Design Engineer/Leader
Renesas Electronics
Soc Timing Static Timing Analysis Sta Engineer Hbm Richardson Texas United States Of America
Micron Technology
Physical Design Timing Engineer (STA)
Broadcom
SoC Static Timing Analysis Engineer
NXP Semiconductors