Renesas 瑞萨电子
This role involves designing and optimizing High-Performance System-on-Chip (SoC) products for automotive applications, focusing on static timing analysis, timing constraint analysis, and logic synthesis. The engineer or leader will collaborate with design centers in Vietnam and India to develop complex 3nm process node solutions while driving efficient product development cycles. Success requires deep technical expertise in digital LSI design and the ability to work within a global, diverse team environment.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
9% below the average for this role
HPC SoC Timing Design Engineer/Leader
HopHR
SoC Timing Design Engineer/Leader
Renesas Electronics
SoC Static Timing Analysis Engineer
NXP Semiconductors
SoC Timing Design Engineer/Leader
Renesas Electronics
Implementation Timing Sta Design Engineer San Diego California United States Of America
Qualcomm Incorporated
SoC Static Timing Analysis Engineer
NXP Semiconductors