Cirrus Logic
The IC Layout Engineer will collaborate with design engineering to complete layout and verification of high‑performance mixed‑signal CMOS integrated circuits using Cadence Virtuoso XL and Mentor Calibre tools. The role involves solving layout design issues, ensuring optimal circuit performance, and applying advanced layout techniques such as matching, shielding, and DFM considerations.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cirrus Logic.
Cirrus Logic didn’t post a salary, so this is our estimate from similar listings.
39% below the average for this role