In-Order Tile TestBench Design Verification Engineer

The In-Order Tile TestBench Design Verification Engineer at SiFive is responsible for defining and executing comprehensive verification plans for CPU sub-systems, including Load/Store units and Memory Management Units. The role involves building and maintaining advanced verification environments using UVM and SystemVerilog, developing test content, and leading complex debugging efforts. This position also requires providing technical leadership and mentorship to junior verification engineers.