Cadence
Cadence is seeking a final-year engineering or Master's student for a 6-month internship in Sophia-Antipolis, France, starting in early Q1 2027. The role offers hands-on experience in SRAM development, memory design, and characterization within a leading EDA and IP company. Candidates can choose from three specialized topics focusing on advanced SRAM design, statistical yield optimization, or power characterization methodologies.
Headquarters
San Jose, California, United States
Company Size
10001+ employees
Founded
1988
Cadence is a company specializing in electronic design automation (EDA) software and engineering services for the semiconductor and electronics industries. Their tools enable design and verification of integrated circuits, systems on chips, and electronics systems, streamlining the development process for engineers and designers. With a commitment to innovation and excellence, Cadence empowers companies to enhance product performance and reduce time to market through advanced simulation, verification, and design tools.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cadence.
Cadence didn’t post a salary, so this is our estimate from similar listings.
Is It Time To Reassess Cadence Design Systems (CDNS) After Its Strong 1-Year Share Price Gain?
1 day ago
Memory Design Engineer
Ambiq
Memory Design Engineer - SRAM and ROM (Multiple positions 2-18 YoE)
GlobalFoundries
Memory Design Engineer
Broadcom
Memory Design Engineer - SRAM and ROM
GlobalFoundries
Memory Design Engineer - SRAM and ROM
GlobalFoundries
Principal Circuit Design Engineer United States North Carolina Raleigh
Microsoft