Altera
The IP Design Intern role at Altera involves working with the IP Solutions Engineering team to develop and verify state-of-the-art External Memory IP cores for interfacing with DDR5 and LPDDR5 memories. The position focuses on advanced FPGA architectures, design definition, implementation, and verification, while also creating design examples, simulation models, and technical documentation. The intern will collaborate with multiple teams to ensure the seamless development and optimization of high-speed interface IP solutions.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Senior FPGA IP Solution Design Engineer
Bloomberg
Soft IP Design Engineer
Lattice Semiconductor
FPGA Digital Design Engineer (6+ month Contract)
Kepler Communications
Video IP Design Engineer
Shelby County Government of Tennessee
Senior Firmware Engineer {L}
Dana Incorporated
Soft IP Design Engineer
Lattice Semiconductor