Cadence
This role involves performing custom transistor-level layout for high-speed SerDes blocks and analog front-ends for next-generation high-speed interface IP. The engineer will partner with circuit designers to optimize floorplanning, parasitic-sensitive routing, and signal integrity while supporting advanced physical design implementation activities. Collaboration with cross-functional teams is essential to deliver high-quality, manufacturable designs for various market applications.
Headquarters
San Jose, California, United States
Company Size
10001+ employees
Founded
1988
Cadence is a company specializing in electronic design automation (EDA) software and engineering services for the semiconductor and electronics industries. Their tools enable design and verification of integrated circuits, systems on chips, and electronics systems, streamlining the development process for engineers and designers. With a commitment to innovation and excellence, Cadence empowers companies to enhance product performance and reduce time to market through advanced simulation, verification, and design tools.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cadence.
29% below the average for this role
Is It Time To Reassess Cadence Design Systems (CDNS) After Its Strong 1-Year Share Price Gain?
1 day ago
Senior Analog Layout Engineer - Malaysian Only (REF07)
EPS Malaysia
Senior High-Speed Mixed-Signal / Analog IC Layout Engineer
Saige Partners
Analog & RF IC Senior Layout Engineer
Broadcom
Analog Layout Engineer
AarnaHR
Analog Layout Staff Engineer
marvellsemiconductor.com
Analog IC Layout Engineer
NXP Semiconductors