Lead Applications Engineer – DDR Design IP
BETA CAE Greece(4 months ago)
About this role
As a Lead Technical Presales Engineer at Cadence, you will utilize your expertise in different memory interface standards to design memory solutions for clients using Cadence DDR IP. This position combines opportunities for technical advancement and the development of business skills, as you will support customer education and provide solutions through the Technical Field Organization.
Required Skills
- Technical Presales
- Customer Education
- Memory IP Solutions
- Presentation Skills
Qualifications
- BS in EE
- MS in EE
- 5+ years of experience
- 3+ years of experience
About BETA CAE Greece
beta-cae.comBETA CAE Systems is a leading provider of advanced simulation software solutions that cater to the needs of engineers and researchers in various fields, including automotive, aerospace, and manufacturing. With a comprehensive suite of tools for computer-aided engineering (CAE), BETA empowers users to effectively perform tasks related to finite element analysis (FEA), computational fluid dynamics (CFD), and process automation. Recently acquired by Cadence, the company continues to innovate in areas such as machine learning and predictive analysis, bolstering its commitment to enhancing product design and simulation accuracy.
View more jobs at BETA CAE Greece →Apply instantly with AI
Let ApplyBlast auto-apply to jobs like this for you. Save hours on applications and land your dream job faster.
More jobs at BETA CAE Greece
Similar Jobs
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory
Marvell Technology(2 months ago)
Design Verification Engineer - Nand, DDR and PCIe
Eightfold(20 days ago)
DDR Architecture Director
Eightfold(2 months ago)
Senior Principal Memory Architect
Marvell Technology(3 months ago)
FPGA Circuit & Memory IP Design
France Cars SAS AAA(1 month ago)
Design Verification Engineer, DRAM
Eightfold(1 month ago)