Lead ASIC Physical Design Engineer – Advanced Nodes

This senior, hands-on leadership role involves defining and scaling the backend implementation capability for next-generation compute technology. The position requires owning the entire RTL-to-GDSII strategy while building and mentoring a growing physical design team. The role focuses on driving complex implementation challenges and establishing robust methodologies for advanced semiconductor nodes.