Lead Design Engineer
BETA CAE Greece(4 months ago)
About this role
As part of the Cadence DDR PHY IP Front End Design team, the role involves developing firmware for DDR5 PHY using microcontrollers and collaborating with hardware designers and memory subsystem architects. The position requires strong debugging skills in RTL based hardware simulations and interaction with the verification team for firmware-hardware co-verification planning.
Required Skills
- Firmware Development
- C Programming
- Debugging
- RTL Simulations
- Collaboration
About BETA CAE Greece
beta-cae.comBETA CAE Systems is a leading provider of advanced simulation software solutions that cater to the needs of engineers and researchers in various fields, including automotive, aerospace, and manufacturing. With a comprehensive suite of tools for computer-aided engineering (CAE), BETA empowers users to effectively perform tasks related to finite element analysis (FEA), computational fluid dynamics (CFD), and process automation. Recently acquired by Cadence, the company continues to innovate in areas such as machine learning and predictive analysis, bolstering its commitment to enhancing product design and simulation accuracy.
View more jobs at BETA CAE Greece →Apply instantly with AI
Let ApplyBlast auto-apply to jobs like this for you. Save hours on applications and land your dream job faster.
More jobs at BETA CAE Greece
Similar Jobs
Senior Staff Firmware Engineer
Marvell Technology(2 months ago)
FPGA Circuit & Memory IP Design
France Cars SAS AAA(1 month ago)
Design Verification Engineer - Nand, DDR and PCIe
Eightfold(19 days ago)
IP Logic Design Engineer
Intel(21 days ago)
Firmware Engineer - Memory Subsystem
NVIDIA(1 month ago)
Senior Staff Engineer
Samsung Research America(1 month ago)