Silicon Labs
Silicon Labs is seeking a Lead Design Engineer for its Silicon Engineering team in Hyderabad. The role focuses on leading and executing backend implementation flows, including constraints development, synthesis, static timing analysis, and timing sign‑off for high‑performance SoCs and ASICs. The engineer will collaborate with cross‑functional teams to ensure timing closure, power, performance, and area optimization across various design modes and process corners.
Headquarters
Austin, Texas, United States
Company Size
1001-5000 employees
Founded
1996
Silicon Labs makes silicon, software and solutions for a more connected world.
Silicon Labs' 2025 Annual Report to Shareholders and 2026 Proxy Statement Available Online
1 day ago
Battery-free tire sensor streams 4,000 data points a second from inside wheels
2 days ago
Texas Instruments: Capital Allocation Thoughts And A Look At The Silicon Labs Deal
2 days ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Silicon Labs.
Silicon Labs didn’t post a salary, so this is our estimate from similar listings.
12% below the average for this role
BANF and Silicon Labs Digitize the "Last Analog Domain" with Intelligent Tire Monitoring Solution
3 days ago
Physical Design Timing Engineer
Lightmatter
Synthesis Engineer/Lead
Qualcomm Incorporated
Senior Staff Engineer, Chip Implementation
Renesas 瑞萨电子
Principal Engineer, ASIC Development Engineering (STA and Sign-Off)
Sandisk
Principal Engineer Design Bangalore Btp India
infineon
Static Timing Analysis (STA) Engineer
Boeing