Lead RTL Design Engineer - ( Mixed-Signal IPs)
Silicon Labs
About this role
An RTL Design Engineer for Mixed-Signal IPs at Silicon Labs develops and verifies digital RTL blocks within mixed-signal subsystems. The role involves collaboration with analog teams and SoC integration to ensure high-quality, low-power, and functionally robust IP delivery.
Skills
Qualifications
About Silicon Labs
silabs.comSilicon Labs makes silicon, software and solutions for a more connected world.
Recent company news
PR NewswireSilicon Labs' 2025 Annual Report to Shareholders and 2026 Proxy Statement Available Online
1 day ago
Stock TitanBattery-free tire sensor streams 4,000 data points a second from inside wheels
2 days ago
Seeking AlphaTexas Instruments: Capital Allocation Thoughts And A Look At The Silicon Labs Deal
2 days ago
MorningstarBANF and Silicon Labs Digitize the "Last Analog Domain" with Intelligent Tire Monitoring Solution
3 days ago
Austin American-StatesmanAfter acquisition announcement, what's next for Silicon Labs' downtown offices?
1 month ago
About Silicon Labs
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Leadership Team
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
Unlock Company Insights
View leadership team, funding history,
and employee contacts for Silicon Labs.
Salary
$96k – $144k
per year
More jobs at Silicon Labs
Similar Jobs
Staff Mixed-Signal Design Engineer
Analog Devices
Analog Mixed-Signal Layout Intern
Astera Labs
Principal Mixed-Signal Design Engineer
Analog Devices
Senior Analog Mixed Signal Design Engineer
Astera Labs
Analog Mixed Signal - IC Design & Verification Engineer
GlobalFoundries
Principal Mixed-Signal Design Engineer
Analog Devices