ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.

Features

Auto Apply Resume Optimizer Cover Letter Optimizer Interview Prep

Company

Social Media

Need Help?

team@applyblast.com

Material Planner (m/f/d) for semiconductor inspection systems/electron microscopy at Applied Materials - ApplyBlast

Material Planner (m/f/d) for semiconductor inspection systems/electron microscopy

Applied Materials

9 months ago

3.9 on Glassdoor

Heimstetten, Germany

Onsite

Full Time

Senior

0 applicants

View Job Listing

Apply to 100+ jobs

About this role

Applied Materials’ subsidiary Integrated Circuit Testing GmbH near Munich is hiring a Material Planner to support production of semiconductor inspection systems and electron microscopy equipment. The role sits within a growing supplier performance engineering team and serves as a key interface across planning and purchasing to support continued site expansion and customer demand. This is a full-time, regular position based in Heimstetten, Germany with limited travel.

Skills

Qualifications

Industrial Engineering Degree

About Applied Materials

appliedmaterials.com

Headquarters

Santa Clara, California, United States

Company Size

10001+ employees

Founded

1967

View Profile

Applied Materials is a global leader in materials engineering solutions that enable the production of virtually every new semiconductor chip and advanced display. The company designs, manufactures and services equipment, software and process technologies across semiconductor fabrication (deposition, etch, implantation, inspection/metrology, CMP, ALD/CVD/PVD), advanced packaging and display manufacturing. Its customers include chipmakers, foundries and display manufacturers worldwide, and it provides process integration, factory automation and lifecycle services to improve yield, performance and cost. Headquartered in Santa Clara, California, Applied Materials combines deep R&D and scale to drive device scaling, energy efficiency and new architectures.