Memory Layout Design Engineer

This role focuses on implementing high-quality memory layouts, particularly SRAM blocks, for Cisco's Silicon One platform to power advanced networking hardware. The position involves collaborating with international circuit design teams, performing post-layout simulations, and optimizing designs for quality and integration. It requires expertise in physical design, EDA tools, and advanced node technologies to deliver critical silicon components.