Kandou
Kandou is looking for a mid-level digital design engineer to develop high-performance digital circuits for next-generation communication and memory interfaces. The role involves defining digital architecture, developing RTL, performing synthesis and timing analysis, and collaborating with verification and analog/mixed-signal teams.
Kandou AI develops revolutionary Copper MIMO (Chord Signaling) interconnect technology that unlocks the full potential of copper links for AI infrastructure. Their technology reimagines how memory, compute, and rack-scale connectivity work together, delivering over 10X lower cost, 3X lower power, and 8X more scale compared to traditional approaches. Kandou's products span PCIe retimers, USB4 retimers, PCIe switches, and chiplet interconnect IP targeting AI inference, CXL memory platforms, and high-speed networking applications.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Kandou.
Kandou didn’t post a salary, so this is our estimate from similar listings.
23% below the average for this role
RTL Design Engineer for Mixed-Signal IPs
Silicon Labs
RTL Design Engineer for Mixed-Signal IPs
Silicon Labs
Physical Design Engineer
Oracle
Digital Design Engineer, UK, CH
Kandou AI (formerly Kandou Bus) is a semiconductor company on a mission to democratize Artificial Intelligence by delivering affordable, scalable, and energy-efficient AI hardware solutions. Powered by their proprietary Copper MIMO interconnect technology, they provide chiplet-based AI fabric solutions across GPU, Memory, Network, and Rack connectivity. Their products enable customers worldwide to build massively scalable AI systems at significantly reduced cost.
Physical design engineer
Oracle
Physical Design Engineer
Oracle