Tower Semiconductor
A Physical Verification Technician at Tower Semiconductor develops and maintains DRC/LVS rule decks for VLSI design, ensuring accurate chip verification according to process and device definitions. The role involves translating design manuals into verification code, supporting the verification environment, and integrating EDA tools to improve verification processes.
Headquarters
Migdal Ha'emeq, Northern District, Israel
Company Size
5001-10000 employees
Founded
1993
Learn More Learn More Learn More Learn More Learn More Technology A broad range of advanced customizable and innovative analog process technologies for growing markets such as infrastructure, automotive, mobile, medical, industrial, consumer and aerospace and defense, among others. Read More Manufacturing Worldwide operational footprint with multi-fab production options in three geographic regions, providing global […]
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Tower Semiconductor.
Tower Semiconductor didn’t post a salary, so this is our estimate from similar listings.
Analog Layout Intern - Bachelor's Degree
Marvell Technology
Design Enablement Engineer, DRC/LVS/PEX
GlobalFoundries
Design Enablement Engineer, DRC/LVS/PEX
GlobalFoundries
Design Enablement Engineer, DRC/LVS/PEX
GlobalFoundries
Design Enablement Engineer, DRC/LVS/PEX
GlobalFoundries
Design Enablement Engineer, DRC/LVS/PEX
GlobalFoundries