Lattice Semiconductor
A Sr. Staff Physical Design Engineer at Lattice Semiconductor focuses on implementing and leading RTL to GDSII flow for complex design, working on physical design aspects like place & route, CTS, routing, and signoff checks.
Headquarters
Hillsboro, Oregon, United States
Company Size
1001-5000 employees
Founded
1983
Lattice Semiconductor is a provider of low-power programmable solutions, best known for its energy-efficient FPGAs and programmable logic devices. The company supplies a portfolio of devices, development software, IP and reference designs to help designers build connectivity, control and edge-compute functions across communications, industrial, computing, consumer and automotive applications. Customers choose Lattice for its focus on ultra-low power, small form factors and an ecosystem that accelerates prototyping and time-to-market.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Lattice Semiconductor.
Lattice Semiconductor didn’t post a salary, so this is our estimate from similar listings.
Principal Physical Design Engineer
Analog Devices Inc.
PD - Sr Staff - Physical Verification Lead | Signoff & DRC
Eliyan
ASIC Engineer Principal
Hewlett Packard Enterprise
Staff / Senior Staff CAD & Methodology Engineer
EnCharge AI
Sr Physical Design Engineer
Renesas Electronics
Staff Physical Design Engineer
Analog Devices