Axelera AI
A Physical Design Engineer at Axelera AI develops cutting-edge multi-core in-memory compute SoCs, working across all stages of ASIC Physical Design from RTL to GDS, including synthesis, place and route, timing analysis, and physical verification.
Headquarters
Eindhoven, North Brabant, Netherlands
Company Size
51-200 employees
Founded
2021
Axelera AI builds AI inference hardware and software designed for both datacenter-scale performance and edge efficiency. Its AI processing unit is a cost-effective and efficient inference chip that seamlessly integrates into customers’ innovations. The goal is to bring data insights to the edge, boosting the performance of solutions so teams can focus on their customers. The company positions itself around datacenter performance and edge efficiency to enable scalable, real-time AI deployments.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Axelera AI.
Axelera AI didn’t post a salary, so this is our estimate from similar listings.
80% above the average for this role
CPU Physical Design Engineer
Intel
Server Cpu Physical Design Engineer Senior Staff Level Cambridge Uk Cambridge United Kingdom
Qualcomm Incorporated
Principal ASIC Synthesis and Timing Engineer
K2 Space
Lead Physical Design Engineer
NXP Semiconductors
Physical IC Design Engineer
Broadcom
Physical Design Engineer
Broadcom